
DORADO SCHEMATICS


MemX


Table of contents


MAPWAIT-MEMSTATE' (O.K. SIMTEST WILL SHOW AND RBAJGBYPASS/L TITLE Page Tags, Task, and MD register controls _____ 01 Next, ATask, FinTask, FouTask, PipeTask, CurTask _____ 02 DTask, PipeTask _____ 03 SRNs and Fault Information Refresh Control, Hold and RepeatCurrent, Parity errors, ←FaultInfo logic Store Transport Automaton ______ 05 Map Automaton _______06 Memory Automaton ______ 07 CAS and RAM size control logic _______08 Ec1 Automaton ______09 Ec2 Automaton _____ BMux drivers and receivers ______11 _____12 Map Real Page 00-11, Mem Address _____ 13 Map Real Page 12-15, Map Trouble Map Chip Controls ______14 Map Address generator _______15 Map Chips Map Chips Midas Interface 1 ______ 18 Midas Interface 2 _______19


_								
Γ	XEROX	Project	Reference	File	Designer	Rev	Date	Total Pages
	PARC	Dorado	MemX Title Page	MemX-Rev-Cg.sil	K. Pier	Cg	10/29/79	24























MemX08.sil

Designer

K. Pier

Rev

Cg

Date

10/29/79

Page

08

File

Project


Dorado

CAS Control


RAM size control


XEROX


PARC




XEROX	Project	Memory Extension Board	File	Designer	Rev	Date	Page
PARC	Dorado	Ec1 Automaton	MemX09.sil	K. Pier	Cg	7/11/79	09









PARC







XEROX Project Memory Extension Board File Designer Rev Date Page
Dorado Map address and control MemX15.sil K. Pier Cg 7/03/79 15




XEROX	Project	Memory Extension Board	File	Designer	Rev	Date	Page
PARC	Dorado	Map RAM chips	MemX16.sil	K. Pier	Cg	10/29/79	16




XEROX Project	Memory Extension Board	File	Designer	Rev	Date	Page
_{PARC} Dorado	Map RAM chips	MemX17.sil	K. Pier	Cg	10/29/79	17





Bank	Addresses
0	1400-1477
1	1500-1577
2	1600-1677
3	1700-1777

XEROX	Project	Memory Extension Board	File	Designer	Rev	Date	Page
PARC	Dorado	Midas Interface	MemX19.sil	K. Pier	Cg	7/03/79	19



/ C	_							•				15	
A	a 181	b 168	C 153	d 137	e 124	f 109	93 g	80 h	64 i	48 j	33 k	20	В
1	BmuxDrivr 0-1	Mapbuf 0-1-8-9	RAS-CAS A,7	Mapbuf 2-3-4-10	BmuxDrivr 12-13	Mapbut 5-6-7-13	Mapbuf 16,17	BMuxEn	ErrorRovr	ModSinEn	HOLDCntr	ppclk/IPR	1
41	174 11	175 11		11-175 11		175 14-15	10,77 175 11	11,11 109	<i>4,4,10,D</i> 104	F16 9	F16 8	210 20	1 '
()2	BNTGtCT a,4,c,8	BmuxDrivr 8-9	CAS-WE clk1 7,8,20	BmuxDrivr 4-5	BmuxDrivr 6-7	BmuxDrivr 14-15	BMxSel ·	MU	ShifInEven	STOut 5,5,10,10	HOLDCntr	Clock	2
	102	174 11	176 11,11,	174 11	174 11	174 11	103 11	P34INEC	<i>15,9,5.5</i> 103	102	F16 8	231 20	<u></u>
3	ModEn	SHIFTS LOADS	BmuxDrivr 10-11	BmuxDrivr 2.3	ModDcode	ModEna	ParityIn	3,3,10,20	clk1	c/k0 8,8,10,	A,5,13	Ec2AuIn	3
42	F16 7	103 ^{5,5,5,5}	174 11	174 11	171 7	F16 7	170 13	104	8,4,5,6,5,, 176	176 4,4,5	106	176 10	
4	0	MU	MU	11	IN	MCR	10,10,9, 20,20,4	dPipe34Ad	dPipe34Ad	MU	MU	ми	4
		Mapbuf	Mapbuf	,	125 13	F16 11	195	174 3	174 3	STOUT	MAPEC2	P34INEC	
5	1	IN		12	Mod	A,11,C	RfshCnt	Pipe34Ad	STOut	4,7,11 11,4,4	FaultSrn	MidasBank	5
43		OUT.			174 8	105	F16 15	141 3	176 5	195	F16 3 EcSrn = 0	171 16	-
6	-2	OUT	CLK	13			RfshCnt	ProcSrn	CLK	CLK	Fsrn = 0	10,10,10	6
		124 12	212 20		OUT		F16 15 RfshCnt	141 3	210 20 CLK	210 20 CLK	ReportFlt	105 Ec1AuIn	
7 44	.3		CLK 210 20	14	124 13			MU		20,B			7
	.,	IN	210 20	4 =	124 13		F16 15	INMAP MemPE		210 srn0,Wrfsh	121 3 MU	176 9 Ec1Func	
8	`4	125 13		15			MU PEEC	F00 4	MU ST+A	135 <i>3,4</i>	RFS + SRN		8
9	_	OUT		, PAR	IN		MU	Ec1Srn	Ec2Srn	LdFltCnt NeedRfsh	FaultCnt	H	9
45	.5	104-10		, PAN	125 12		APESRN	141 3	141 3	117 3,4	F16 3		,
10	6			DTYb	OUT	e g	A,8,8,5	PEsrn	MemAuOut	ΜU	MU	Ec2Func	10
					124 12	M	104	158 3	F16 7	STOUT	FLT + MEM	F16 10	
11	7	IN	PLAT BYPASS	DTYa	PARITY	CLK	CLK	STProm	7,7,7	MemAuIn	7,7,9 10,10,10	Ec2Prom	11
46		125 12		the state of the s	170 13	210 20	210 20	139 4	105	176 7	195	139 10	
12	8	OUT	PLAT SWITCH	REF	PARITY	CLK	CLK	STState	STProm	MemAuOut	MU	Ec1Prom	12
		124 12			170 13	212 20			139 5	F16 7	FLT + MEM	139 9	
13 47	9	PLAT BYPASS	WE 125 14	WP	ADDR	Pipe34	CheckWP 6,6,6,7	MapAu 7,B,6,6	MU	MemProm	MemAuIn	MU	13
		PLAT	ADDR	Number Vocasi	125 15 ADDR	145 13 Pipe34	. 104 MapTrbl	103 MapAuIn	MAPCTRL MapProm	139 7 MemProm	176 7 c/k0	PEEC	
14	10	SWITCH	125 15	RESISTOR 14 =		145 12	121 13	176 6	139 6	139 7	7,7,,,,	MU EC1 + MAKE	14
15	1	RasCas		RESISTOR	ADDR	Pipe34	MapProm	MapState	MapAuln	STidle	MU	1	 15
48		125 14	125 15	14	15,15,14 125 14	145 12	139 14	F16 6	176 6	MapWait 117 7,5	MEMST		13
16			MU	RESISTOR	Pipe34	Pipe34	← Мар	MapAdMux	MapAdMux	MemState	13,10,5,9	Ec2State	16
_			MAPCTRL	14	145 13	145 12	105 14	158 15	158 15	F16 7	103	F16 10	
17	Pair 2,,,	and the state	ASRNInc 3,20		OUT	Pipe34		MapAdMux	MapWait	VicSTPerr 10,9,C,4	Ec1State	6, 10, 10	17
49	F16 2,,,	8	210	1	124 13	145 13	- 1	158 15	121 6	10,9,0,4	F16 9	104 10	
18	CurTask	MU	CLK	cik1 14,12,,	MapRCW	MapRCW	MemCad	MemSrn	CLK	CLK	VicInSt MapWaitD	1,1,9,6	18
	141 2	MCDTSK	212 20	176 ,,,	F16 14	F16 14	173 12	141 3	210 20	210 20	109 6,9	104	
19		TrueNext	CLK	CLK	clk0 14,1,1,4	ASRN	MemCad	StartST	CLK	CLK		cik0 5*10,9	19
5 0	MCDTSK EMUorFT	158 2	210 20	210 20 Tag211	176 f.q ProcTag	<i>F</i> 16 3 МU	173 12 12,20,C,	121 5 A,4,4	210 20 MapAu	210 20 Ec1AuOut	104 10 Ec1AuOut	176 10,9,9	-
20	a, 1, 1, 1	MU	CLK	_	•	TAG + AT	10					9,6,1	20
	113 Atask	TAG + AT Dt = Ct	210 20 PipeTask	211 1,B PipeTaska	F145 PipeSubT	MDMTag	103 ¹³ dMDMad	105	104 6	176 9 Ec2AuOut	176 9 Ec2AuOut	195 Midas	
21 51	F16 2	113 1	Pipe2 F145 2	197 2	Pipe2 F145 2	F145 1	159 1	MU ST+A	MU RFS + SRN		F16 10	176 18	21
	dMDMtagAd	At = Ct	FinTask	MDMtagAd	DTask	MakeMD+D	dMDMad	MapSRN	STOut	MapAUOut		Midas	
22	158 1	113 1	F16 2	141 1	F16 2	117 1	100 1	141 3	176 5	F16 6	MU MEMST	164 18	22
23	ASubTask	CurSubT	RptCur	MemAd 0	CAS-WE	1,6,1,D	clk0	dPipe02Ad	Hit	Transport	5,B,1,5	Midas	
$\begin{array}{c} 23 \\ \hline 52 \end{array}$	2,2,1,1 F16	2,2,d,e 141	4,4,4,1 1662	159 12	1,7,8,4,5,4 176 clk1	103	1,3,11,e 176 5,5	158 3	1,1,1 105	212 ^{5,5}	102	176 18	23
24	bNext	FinSubT	HOLD	MemAd	RAS-CAS	CacheRef	Page1	Pipe02Ad	MemAd	FoutTask	MU	Midas	24
areas i	1,1,1,1,,, 197	2,2,d,e F16	1660 4	1-4 159 12	A,7 231	1,1,4 1674	4.1,2 105	141 3	5-8 159 12	176 2	EC1 + MAKE	18,18, 102 C 18	000320
C	a 11	b ²⁶	C 39	d 55	e 70	f 86	99 g	114 h	129 i	143 j	159 k	174 E	D
х	EROX Pro	oject	Reference	The Name of States of States		File		Designer		Rev D	ate	Page	-
i i		orado	MemX B	oard Lay	out	Mei	mX21.sil	К	. Pier	Cg	10/29/7	79 21	

Ó	Location h11 ST ADDR STATE	11 cycles IO Store 0-13 012345678910	14-17) 11	12 cycles VictimStore 20-33 0123456789101	. 34-37 11	Location I12 EC1 ADDR Q STATE	Write 0 - 7 01234567	CacheLoad 10 - 17 01234567	Clean or Miss IOfetch 20 - 27 01234567	Dirty Hit IOfetch 30 - 37 01234567
2 3 4 5 6 7	prepreLoadEn' preEcLoadEn' preShiftEn' preEnEcGen' preMapWait-ST' preStifree' prepreStifree' preStopFinTaskLd	0000001110 10101010111 00000001111 111111	0 1 1 1 1 1 0 1 0 1 1 1 1 1 1 0	00000000111 1 110101010111 1 10000000111 1 011111111	1 1 1 1	O preEcEn' 1 preMakeTrspt2 2 preMakeFout+D 3 preFoutNext 4 preMakeD+CD 5 preEcWantsA 6 preEc1Free' 7 preStartEc2'	01111111 0000000 0000000 0000000 0000000	01111111 00111100 0000000 0000000 00111100 0100000 111111	01111111 0000000 0000000 00011100 000000	01111111 00111100 00011100 00001100 000000
5 6	n preFinNext preMakeSout+D	1111111001 0000000000 0000000000	1 0 0 0 0 0	00000000000 0 111111111000 0 111111110000 1		Location I11 EC2 ADDR Q STATE	Write 0 - 7 01234567	CacheLoad 10 - 17 01234567	CLEAN or Miss IOfetch 20 - 27 01234567	Dirty Hit IOfetch 30 - 37 01234567
L	ocation i14 MAP ADDR STATE	Refresh 0 - 7 01234567	Read 10 - 17 01234567	Write 20 · 27 01234567	Map write 30 - 37 01234567	0 prepreMakeTnspt1 1 preMakeFout←D 2 preFoutNext	00000000 00000000 00000000	11100001 00000000 00000000	00000000 00000000 11110001	11100001 11110001 11111001
1	preMapFree'	00010000 11101111 00010000 11111101 000000	00000000 11101111 00010000 11111101 00110000	00000000 11101111 00010000 11111101 00110000	00000000 11111111 00000000 11111101 00110000	3 preMakeD+CD 4 preEc2Free 5 preEcWantsPipe4 6 preMapWait-Ec2 7 CacheLoad'	00000000 00000010 10000000 00000000 111111	11100001 00000010 10000000 11110001 000000	0000000 0000010 1000000 0000000 11111111	00000000 00000010 10000000 11110001 111111
	D? Suff		IDENT	ICAL	1	MENTAL				
	Location g15 Q MAP STATE	Refresh 0 - 7 01234567	Read 10 - 17 01234567	Write 20 - 27 01234567	Map Write 30 - 37 01234567	mel				

Location	i13

O preMemRtsh
1 preRAS1'
2 preRAS2'
3 prepreCAS1'
4 prepreCAS2'
5 preMapWE'
6 preRefWE'
7 preDirtyWE'

	Janon 710		•	•			
Q	MEM 16K chips	ADDR STATE	READ 0 - 7 01234567	WRITE 0 - 7 01234567	10-17	REFRESH 20 - 27 01234567	30-37
0	prepreMemWE ^r		10011111	10011111	7	11111111	7
1	preSTWait-Mem'		10111111	10111111	1	11111111	1
2	prepreMemCAS		11111100	111111100	0	00000000	0
3	prepreShiftLoadEven		00010000	00010000	0	00000000	0
4	prepreMCS		11111000	111111000	0	00000000	0
5	preMemFree		00000010	00000010	0	00000010	0
6	preMemState6'		11111011	111111011	1	11111011	1
7	preMemRAS		11110001	11110001	1	11110001	1
	•						-

IDENTICAL

Lo	cation j14		READ			WRITE				REFRESH							
Q	4K chips	ADDR STATE	0 - 14 0123456789	10 1	11 1		1 5-17 13-15	0123456789	10	11	12	13.15	20 0123456789) - 34 10	11	12	35-37 13-15
0	prepreMemWE'		1100000111	1	1	1	1	1100000111	7	1	1	1	1111111111	1	1	1	1
1	preSTWait-Mem'		1111101111	1	1	1	1	11111101111	1	1	1	1	11111111111	1	1	1	1
2	prepreMemCAS		0001111100	0	0	0	0	0001111100	0	0	0	0	0001111100	0	0	0	0
3	prepreShiftLoadEven		0000000100	00	00	e	010	0 0 0 <u>0</u> 000100	0	0	0	0	0000000000	0	0	0	0
4	prepreMCS		0111111000	00	$_{0}$	8	o եր	0117111000	0	0	0	0	000000 0000	0	0	0	0
5	preMemFree		0000000000	0	1	0	1	0000000000	0	1	0	1	000000 0000	0	1	0	1
6	prepreState7'		1111111111	1	1	1	1	1111111111	1	1	1	1	1111111111	1	1	1	1
7	preMemRAS		1111111100	0	0	1	0	1111111100	0	0	1	0	1111111100	0	0	1	0

IDENTICAL

		T					
XFROX	Project	Reference	File	Designer	Rev	Date	Page
PARC	Dorado	Automata program tables	Memx22.sil	K. Pier	Cg	9/08/79	22

Dorado Memory Extension Board Stuffing and Configuration Instructions

- 1. If 256 chips are NOT installed in the Memory Storage Arrays (MSA), then
 a. Break g10.6 (MC104) before stuffing. Label this chip as MemX-g10.
- 2. Break h20.10 before stuffing. Label this chip as MemX-h20.

 All SG10139 chips are PROMS which must be blown and labeled before stuffing.

 Stuff all PLAT1816 with Beckman type 898-3-R27 resistor packs or equivalent.

₩ D14,10,2,16

Project

Dorado

Reference

Stuffing and Configuration Instructions

XEROX

PARC

3. Do all the actions in one of the following three columns:

Action	16K Map Chips	64K Map Chips	256K Map Chips	
Blue Wire	`k4.6 to k4.16	k4.5 to k4.16	k4.4 to k4.16	
Stuff into MosRam sockets	MK4116-2 or equivalent	TMS4156 or equivalent	256K Ram or equivalent	
Jumper wires in socket b14	3 to 14 5 to 12 7 to 10	6 to 11 4 to 13	6 to 11 4 to 13 2 to 15	
Jumper wires in socket c12	3 to 14 5 to 12 7 to 10	6 to 11 4 to 13	6 to 11 4 to 13 2 to 15	
capacitors in SIP sockets b42,b43,b44,b45,b46,b47 d42,d43,d44,d45,d46,d47	0.1 mmf pins 5 to 8 each socket AND 0.1 mmf pins 1 to 4 each socket	0.1 mmf pins 5 to 8 each socket	0.1 mmf pins 5 to 8 each socket	
1 KOhm resistor in socket b14 and 1 KOhm resistor in socket c12	NO	1 to 15 IF Ram has self refresh feature- Motorola or equivalent	NO	
22 uf Cap in PLAT c11 & b13	+ 2 to 15 + 4 to 14 + 11 to 6	+ 3 to 14 + 5 to 12	+ 3 to 14 + 5 to 12	

Memx23.sil


Designer

K. Pier

Cg

10/29/79

Page



Page Numbers: N Columns: 2 Heading: MemX-Rev-Cg.ps COMPONENTS:		rst Page: Margin:	.8"	Between	Columns	: .0 *
F00:	4					
F145A:	1	2	12	13		
F16:	1	2	3	5	6	7
MC100:	8 1	9	10	11	14	15
MC100:	1	4	5	8	10	18
MC103:	ī	5	6	7	9	10
	11	12	13	15	20	
MC104:	1	3	4	5	6	7
W04.05	8	9	10	20		
MC105:	1 14	2	4	7	10	11
MC106:	5	13				
MC109:	3	6	9	11		
MC113:	1	2				
MC117:	1	3	4	5	7	9
MC121: MC124:	3 12	5 13	6	13		
MC124: MC125:	12	13	14 14	15		
MC135:	3	4	17	10		
MC141:	1	2	3			
MC158:	1	2	3	15		
MC159: MC1660:	1 4	12				
MC1662:	1	4				
MC1674:	ī	4				
MC170:	13					
MC171:	7	18				
MC173: MC174:	12	8	11			
MC174: MC175:	3 _. 11	0	11			
MC176:	1	2	3	4	5	6
	7	8	9	10	11	12
110405	14	18	20	_	_	
MC195:	1 11	4 20	6	7	9	10
MC197:	2	20				
MC210:	3	20				
MC211:	1					
MC212:	5					
MC231: MosRam:	7 12	13	16	17		
MU164:	18	19	10	1,		
PLAT:	14					
PLAT1816:	14					
SE210: SE212:	20					
SE231:	20 20					
SG139:	5	6	7	9	10	14
SIP:	16	17				
SPARE:	8					
SIGNAL NAMES:						
+:	1(1)	2(1)	3(1)	4(1)	5(1)	6(1)
	7(1)	8(1)	9(1)	10(1)	11(1)	12(1)
	13(1) 19(1)	14(1) 20(1)	15(1)	16(1)	17(1)	18(1)
AcanHaveD:	1(1)	5(1)	19(1)			•
AcanHaveD':	1(1)	2(1)	5(1)			
AcanhaveMap':	4(1)	- •	• •			
AfreeOrEc'b:	1(1)	11/4	10/43			
Asrn.0: Asrn.1:	3(1) 3(1)	11(1) 11(1)	18(1) 18(1)			
Asrn.2:	3(1)	11(1)	18(1)			
Asrn.3:	3(1)	11(1)	18(1)			
Asubtask.0:	2(1)	• •	` '			
Asubtask.1:	2(1)	40/4:				
At≑Curt':	1(2)	19(1)				

```
1(1)
1(1)
                             2(1)
Atask.0:
                                     19(1)
Atask.1:
                                     19(1)
                             2(1)
2(1)
Atask.2:
                    1(1)
                                     19(1)
                                     19(1)
Atask.3:
                    1(1)
AwantsDifHit':
                    6(1)
{\bf AWordRefToD:}
                            19(1)
                    1(1)
AWordRefToD':
                    1(1)
                    1(2)
bHit':
BMux.00:
BMux.00!:
                   11(1)
BMux.01:
                   11(1)
BMux.01!:
                   11(1)
BMux.02:
                   11(1)
BMux.02!:
BMux.03:
                  11(1)
                   11(1)
BMux.03!:
                   11(1)
BMux.04:
                   11(1)
BMux.04!:
BMux.05:
                   11(1)
BMux.05!:
                   11(1)
BMux.06:
                   11(1)
BMux.06!:
                   11(1)
BMux.07:
                   11(1)
BMux.07!:
                   11(1)
BMux.08:
                   11(1)
BMux.08!:
                   11(1)
BMux.09:
                   11(1)
BMux.09!:
                   11(1)
BMux.10:
                   11(1)
BMux.10!:
                   11(1)
BMux.11:
                   11(1)
BMux.11!:
                   11(1)
BMux.12:
                   11(1)
BMux.12!:
                   11(1)
BMux.13:
                   11(1)
BMux.13!:
                   11(1)
BMux.14:
                   11(1)
BMux.14!:
                   11(1)
BMux.15:
                   11(1)
BMux.15!:
                   11(1)
BMux.16!:
                   11(1)
BMux.17!:
                   11(1)
BMuxS1.0-7:
                   11(4)
BMuxS1.0-7%:
                   11(1)
BMuxS1.8-15:
                   11(4)
BMuxS1.8-15%:
                   11(1)
BMuxS2.0-7:
                   11(4)
BMuxS2.0-7%:
                   11(1)
BMuxS2.8-15:
                   11(4)
BMuxS2.8-15%:
                   11(1)
                             2(2)
2(2)
2(2)
bNext.0:
bNext.1:
                    1(1)
bNext.2:
                    1(1)
bNext.3:
                    1(1)
BNTGtCT'a!:
                    4(1)
BNTGtCTASK:
                    4(1)
CacheLoad':
                    3(1)
                            10(1)
                                     18(1)
CacheRef:
                    1(2)
CacheRef':
                    1(1)
CacheRefInEc1:
                   10(1)
                            18(1)
1(2)
CacheRefInEc2:
                  10(4)
                                     19(1)
CacheRefInPair':
CheckWP':
                    6(1)
                            13(1)
ChipsAre256/16K:
                             8(2)
                                     11(1)
                                               18(1)
ChipsAre64K:
                    8(1)
                            18(1)
                   10(1)
                            19(1)
                                     20(1)
ChkLastPh6:
ChkLastPh6':
                   3(3)
                            10(2)
                   20(1)
CLK.mx'%:
Clk0'Aa:
Clk0'Ba:
                            20(1)
7(2)
                    7(1)
                                     20(1)
                    3(1)
C1k0'Bb:
                    3(2)
                            10(1)
                                     20(1)
C1k0'Bc:
                    8(1)
                             9(1)
                                     20(1)
                                     20(1)
C1k0'Bd:
                             4(1)
                    3(3)
C1k0'Ca:
                            20(1)
                    7(1)
C1k0'Cb:
                             2(1)
                    1(1)
                                     20(1)
C1k0'Cc:
                    2(3)
                            20(1)
```

```
C1k0'Cd:
                    2(2)
                            20(1)
Clk0'Ce:
                    1(1)
                             3(1)
                                     20(1)
Clk0'Cf:
                   14(2)
                            20(1)
Clk0'Da:
                    3(2)
                            20(1)
C1k0'Db:
                    3(1)
                             6(1)
                                     20(1)
                                     20(1)
C1k0'Dc:
                    6(1)
                            10(1)
C1k0'Dd:
                    7(2)
                            20(1)
Clk0'De:
                   10(2)
                            20(1)
Clk0'Df:
                   10(1)
                            20(1)
                    7(2)
                            20(1)
Clk1'Aa:
Clk1'Ab:
                    7(1)
                            11(1)
                                     20(1)
                            20(1)
Clk1'Ba:
                    3(1)
Clk1'Bb:
                    8(1)
                            20(1)
Clk1'Bc:
Clk1'Ca:
                    8(1)
2(1)
                            20(1)
.20(1)
Clk1'Cb:
                    1(1)
                            20(1)
Clk1'Cc:
                   14(1)
                            20(1)
Clk2'Ca:
                    1(1)
                            20(1)
                   20(1)
ClkEnable'a!%:
CountMiss:
                   10(1)
                    1(4)
2(1)
                                     19(1)
CurTask.0:
                             2(1)
CurTask.0%:
CurTask.1:
                    1(4)
                             2(1)
                                     19(1)
CurTask.1%:
                    2(1)
CurTask.2:
                    1(4)
                             2(1)
                                     19(1)
CurTask.2%:
                    2(1)
                    1(4)
                             2(1)
                                     19(1)
CurTask.3:
CurTask.3%:
                    2(1)
DcomingForCt':
                    1(1)
DdataGood':
                    1(1)
                            19(1)
dHitPerr:
DirtyIoFetchInA':
                             6(1)
                             6(1)
7(1)
7(1)
DirtyIOFetchInMap':
                                       7(1)
                                               19(1)
                                      9(2)
9(1)
DirtyIOFetchInMem:
                                               18(1)
DirtyIOFetchInMem':
DirtyWE':
                  14(1)
                            18(1)
                    5(1)
DisHold:
                             6(1)
dLoadSinE:
                    7(1)
                             8(1)
DMadr.01:
                   18(2)
DMadr.02:
                  18(3)
DMadr.03:
                   18(3)
DMadr.04:
                  18(3)
DMadr.05:
                  18(3)
DMadr.06:
                   18(2)
                  18(2)
DMadr.07:
DMadr.08:
                  18(2)
                            19(13)
19(13)
19(13)
DMadr.09:
                  18(16)
DMadr.10:
                  18(16)
DMadr.11:
                  18(16)
dMakeD←CD:
                    9(2)
                            10(1)
dMapbufHi.0:
                  11(2)
dMapbufHi.1:
                  11(2)
dMapFnc.0':
                    2(1)
                             6(1)
dMapfnc.1':
                    2(1)
                             6(1)
dMDMad.0':
                    1(1)
dMDMad.1':
                    1(1)
dMDMad.2':
                    1(1)
dMDMad.3':
                    1(1)
dMDpendOrRC:
                    1(1)
                             4(1)
{\tt dMemRfsh:}
                  14(2)
DMuxC1k!:
                  18(1)
DMuxData!:
                  18(2)
dPipe02Ad.0:
                    3(1)
dPipe02Ad.1:
                    3(1)
dPipe02Ad.2:
                    3(1)
dPipe02Ad.3:
                    3(1)
dPipe34Ad.0:
                    3(1)
dPipe34Ad.1:
                    3(1)
dPipe34Ad.2:
                    3(1)
dPipe34Ad.3:
                    3(1)
dSTPerr:
                    4(1)
                            19(1)
Dt=Curt':
                    1(2)
                            19(1)
2(1)
2(1)
Dtag':
                    1(1)
Dtašk.0:
                   1(3)
                                     19(1)
Dtask.1:
                    1(3)
                                     19(1)
                             2(1)
Dtask.2:
                   1(3)
                                     19(1)
```

```
Dtask.3:
                   1(3)
                                    19(1)
                           2(1)
                   9(1)
                           20(1)
Ec1C1k0'a:
Ec1C1k0'b:
                   9(1)
                           20(1)
                   9(3)
Ec1Free':
                           19(1)
Ec1Func.0:
                   9(2)
                           10(1)
                                    19(1)
                                    19(1)
                   9(2)
                           10(1)
Ec1Func.1:
                           19(1)
Ec1Idle:
                   9(1)
                                    20(1)
Ec1Srn.0:
                   3(1)
                           18(1)
Ec1Srn.1:
                   3(1)
                           18(1)
Ec1Srn.2:
                   3(1)
                           18(1)
                   3(1)
Ec1Srn.3:
                           18(1)
Ec1State.0:
                   9(1)
                           19(1)
                   9(1)
Ec1State.1:
                           19(1)
Ec1State.2:
                   9(1)
                           19(1)
                  10(2)
Ec2Free:
                           18(1)
Ec2Func.0:
                  10(3)
                           18(1)
                  10(3)
Ec2Func.1:
                           18(1)
Ec2Func.1':
                  10(1)
Ec2Idle:
                  10(1)
                           18(1)
                          18(1)
Ec2Srn.0:
                   3(4)
                   3(4)
Ec2Srn.1:
                           18(1)
Ec2Srn.2:
                   3(4)
                           18(1)
Ec2Srn.3:
                   3(4)
                           18(1)
                  10(1)
                           18(1)
Ec2State.0:
                  10(1)
Ec2State.1:
                           18(1)
Ec2State.2:
                  10(1)
                           18(1)
                  10(2)
Ec2State2:
Ec2State3:
                  10(3)
Ec2State4:
                  10(2)
                  10(3)
Ec2State5:
EcDcomingForCt':
                            1(2)
                  10(1)
ECFault:
ECFault':
                           10(1)
                   3(1)
                                    18(1)
EcHasA:
                   5(1)
                           9(1)
                                    19(1)
                                            20(1)
                           20(1)
                   9(2)
EcHasA':
EcKeepsAbusy:
                   1(1)
EcLoadEn':
                   5(3)
                           18(1)
                           9(1)
EcWantsA:
                   3(1)
EcWantsAa:
                   6(1)
                           9(2)
                                    19(1)
                          10(2)
EcWantsPipe4:
                   6(1)
EcWantsPipe4':
                   3(2)
                           10(1)
                                    19(1)
EcWordRefToD:
                   1(1)
                           10(1)
                                    19(1)
EcWordRefToD':
                          10(1)
                   1(1)
EmuOrFT':
                   2(1)
EnableAllMods:
                   6(1)
                           7(1)
                                   18(1)
EnableSTPerr:
                   4(1)
                           5(1)
EnEcGen':
                   5(2)
                           18(1)
                  10(2)
ErrorsFromEc2:
FaultCnt.0:
                   3(1)
                           11(2)
FaultCnt.1:
                   3(1)
                           11(2)
                          11(2)
FaultCnt.2:
                   3(1)
Faults:
                   3(2)
                           18(1)
FaultSrn.0:
                   3(1)
                          11(2)
FaultSrn.1:
                   3(1)
                           11(2)
FaultSrn.2:
                   3(1)
                          11(2)
FaultSrn.3:
                          11(2)
                   3(1)
FaultSrn=0':
                   3(2)
FH'Aa:
                          20(1)
                   5(1)
FH'Ba:
                   5(1)
                           20(1)
                          20(1)
FH'Bb:
                   5(1)
FHCa:
                   1(2)
                          20(1)
FinNext:
                   5(1)
                          19(1)
FinSubtask.0:
                   2(1)
FinSubtask.1:
                   2(1)
                   2(1)
FinTask.0:
FinTask.1:
                   2(1)
FinTask.2:
                   2(1)
FinTask.3:
                   2(1)
Fout.flt:
                  10(1)
FoutNext:
                          10(1)
                   9(1)
                                   19(1)
FoutSubtask.0:
                  2(1)
                  2(1)
FoutSubtask.1:
FoutTask.0:
                  2(1)
                  2(1)
FoutTask.1:
FoutTask.2:
                   2(1)
FoutTask.3:
                   2(1)
```

```
20(1)
16(23)
FoutTaskLd':
                   2(1)
GND:
                  14(2)
                                    17(22)
                                              18(1)
                                               4(1)
Gnd:
                   1(1)
                            2(1)
                                     3(1)
                                                        5(1)
                                              10(1)
                                                       11(1)
                                                                12(1)
                   7(1)
                            8(1)
                                     9(1)
                  13(1)
                           14(1)
                                                       17(1)
                                     15(1)
                                              16(1)
                                                                18(1)
                  19(1)
                           20(1)
Hita:
                   1(1)
HitPerr:
                   4(1)
                           19(1)
HoldDelayed:
                    4(1)
                            8(1)
                  20(1)
HoldMapbuf!1:
HoldMapbuf!2:
                  20(1)
HoldMapbuf!3:
                  20(1)
HoldMapbufFromMap':
                             6(1)
                                     20(1)
                  10(1)
IfuFaultInEc2:
IfuRefInEc1:
                  10(1)
IfuRefInEc2:
                  10(4)
                           18(1)
IgnoreProcRef:
                   4(1)
                           20(1)
IoFetchInA':
                   6(1)
IOFetchInMap':
                   6(2)
                             7(1)
                                     19(1)
IOFetchInMem':
                   7(1)
                             9(1)
                                     18(1)
                   5(1)
IoStoreInA:
LargeHold:
                   8(1)
LdPipeVAdly':
                   9(1)
LoadEcOut':
                   5(1)
LoadEn':
                   5(3)
                           18(1)
                           18(1)
LoadF1tSrn:
                   3(1)
                   8(1)
LoadSinE:
LoadSinO:
                   8(1)
                            9(1)
LoadSoutE':
                   5(1)
LoadSoutO':
                   5(1)
M0:
                  11(1)
M1:
                  11(1)
M2:
                  11(1)
                  11(1)
M3:
                  19(1)
MakeD←CD:
MakeD+CD!:
                   9(1)
                  19(1)
MakeD+Dbuf:
MakeD+Dbuf!:
                  10(1)
MakeFout←D:
                   9(1)
                           10(1)
                                    19(1)
MakeF←D:
                  19(1)
MakeF+D!:
                  10(1)
MakeMDM←D':
                           19(1)
                   1(1)
                                    20(1)
MakeMD←D:
                   1(1)
                           19(1)
MakeMD+D':
                   1(1)
7(1)
MakeMemCAS:
                            8(1)
MakeSout←D:
                   5(1)
                           19(1)
MakeTransport0:
                           10(1)
                   5(2)
                                    19(1)
MakeTransport1:
                   5(2)
                           19(1)
                   5(1)
MakeTransport2:
                            9(1)
                                    10(1)
                                             19(1)
                  15(1)
MapAd.0:
MapAd.1:
                  15(1)
MapAd.2:
                  15(1)
MapAd.3:
                  15(1)
MapAd.4:
                  15(1)
MapAd.5:
                  15(1)
MapAd.6:
                  15(1)
                  15(1)
MapAd.7:
MapAd.8:
                  15(1)
Mapbuf.00:
                  11(1)
                           12(1)
                                    18(1)
Mapbuf.01:
                  11(1)
                           12(1)
                                    18(1)
                                    18(1)
Mapbuf.02:
                  11(1)
                           12(1)
Mapbuf.03:
                  11(1)
                           12(1)
                                    18(1)
                  11(1)
Mapbuf.04:
                           12(1)
                                    18(1)
Mapbuf.05:
                  11(1)
                           12(1)
                                    18(1)
Mapbuf.06:
                           12(1)
                  11(1)
                                    18(1)
Mapbuf.07:
                  11(1)
                           12(1)
                                    18(1)
Mapbuf.08:
                  11(1)
                           12(1)
                                    18(1)
Mapbuf.09:
                           12(1)
                  11(1)
                                    18(1)
                                    18(1)
Mapbuf.10:
                  11(1)
                           12(1)
Mapbuf.11:
                  11(1)
                           12(1)
                                    18(1)
Mapbuf.12:
                   3(1)
                           11(1)
                                    13(1)
                                             18(1)
Mapbuf.13:
                   3(1)
                           11(2)
                                    13(1)
                                             18(1)
Mapbuf.14:
                                    13(1)
                   3(1)
                           11(2)
                                             18(1)
Mapbuf.15:
                   3(1)
                           11(2)
                                    13(1)
                                             18(1)
Mapbuf.16:
                  11(1)
                           13(1)
                                    18(1)
Mapbuf.17:
                  11(1)
                           13(1)
                                    18(1)
```

MemAd.5:

12(1)

```
MapbufHi.0:
                  11(1)
                            13(2)
                                     18(1)
MapbufHi.1:
                   11(1)
                            13(1)
                                     18(1)
MapbufLd'a:
                            20(1)
                   11(1)
MapbufLd'b:
                   11(1)
                            20(1)
MapbufLd'c:
                   11(2)
                            20(1)
                            18(1)
MapCAS':
                   14(1)
                  13(2)
13(2)
MapDirty':
MapDirtya:
MapDirtyb:
                   13(2)
MapEven':
                   13(1)
                            14(1)
14(1)
19(1)
                   6(1)
6(1)
                                     18(1)
18(1)
MapFnc.0':
MapFnc.1':
MapFree:
                    6(3)
                   4(1)
MapFree':
                             6(1)
MapIs16k:
                   18(1)
MapIs256k:
                   18(1)
MapIs64k:
                   18(1)
                   13(2)
4(1)
MapPar:
MapPE:
                             7(1)
                                     13(1)
MapPEInEc1:
                   9(1)
                            10(1)
MapPEInEc2:
                   10(2)
                            18(1)
MapPEInMem:
                    7(1)
                             9(1)
                                     18(1)
MapPerr:
                    4(1)
                            19(1)
                   14(1)
MapRAS':
                            18(1)
MapRef:
                   13(1)
MapRfsh:
                    3(1)
                             4(1)
                                     19(1)
                            6(1)
15(1)
19(1)
MapRfsh':
                    4(2)
MapRfshDly:
                    4(1)
                                     19(1)
                    3(2)
MapSrn.0:
MapSrn.1:
                    3(2)
                            19(1)
                    3(2)
                            19(1)
MapSrn.2:
                            19(1)
MapSrn.3:
                    3(2)
MapState.0:
                    6(1)
                            14(1)
                                     18(1)
                                     18(1)
                            14(1)
MapState.1:
                    6(1)
MapState.2:
                    6(1)
                            14(1)
                                     18(1)
MapTrouble:
                    7(1)
                            13(1)
MapTrouble':
                   13(1)
                                     10(1)
18(1)
9(1)
                            9(1)
10(3)
MapTroubleInEc1:
                                               18(1)
MapTroubleInEc2:
                            7(1)
14(2)
6(1)
MapTroubleInMem:
                                               18(1)
                    6(1)
5(1)
MapWait:
                                     18(1)
MapWait-D:
                    6(1)
7(1)
MapWait-Ec2:
                            10(1)
                                     19(1)
MapWait-MemD:
                            19(1)
MapWait-MemD':
                             7(1)
                    6(1)
MapWait-MemIO:
                    7(1)
                            19(1)
MapWait-MemIO':
                    6(1)
                             7(1)
MapWait-MemState'
                             6(1)
                                       7(1)
                                               19(1)
MapWait-ST':
                                     18(1)
                    5(1)
                             6(1)
MapWantsPipe:
                    3(2)
                             6(2)
                                     19(1)
                            18(1)
13(2)
MapWE':
                   14(1)
MapWP:
                    7(1)
MapWP':
                   13(3)
Map←InMap:
                    6(1)
                            13(1)
Map←InMap':
                            13(2)
                    6(1)
Map←InPair':
                   20(1)
Mcr←':
                   11(1)
MD0:
                   18(4)
                   18(4)
MD1:
                   18(5)
MD2:
MD3:
                   18(5)
MD4:
                   18(1)
                            19(4)
MD5:
                   18(1)
                            19(3)
                            19(3)
MD6:
                   18(1)
                            19(3)
MD7:
                   18(1)
MDMtag':
                    1(1)
                            19(1)
MDMtagAd.0:
                    1(1)
                            19(1)
MDMtagAd.1:
                    1(1)
                            19(1)
MDMtagAd.2:
                    1(1)
                            19(1)
                   1(1)
                            19(1)
MDMtagAd.3:
MemAd.0:
                   12(1)
MemAd.1:
                   12(1)
MemAd.2:
                   12(1)
MemAd.3:
                   12(1)
MemAd.4:
                   12(1)
```

```
MemAd.6:
                  12(1)
MemAd.7:
                  12(1)
                  12(1)
MemAd.8:
MemCad.0:
                  12(2)
MemCad.1:
                  12(2)
MemCad.2:
                  12(2)
                  12(2)
MemCad.3:
MemCad.4:
                  12(2)
MemCASa:
                    8(1)
                    8(1)
MemCASb:
MemClkEnable'c!%:
                            20(1)
                            19(1)
                  12(1)
MemColSela:
MemError:
                   10(1)
                   3(1)
7(3)
MemError':
                            10(2)
                                     18(1)
MemFree:
                            19(1)
                    7(4)
MemIdle:
MemIdle':
                    7(2)
                            19(1)
MemIdlea:
                    7(2)
                    4(2)
MemPE:
MemRASa:
                    7(1)
                   7(1)
MemRASb:
MemRfsh:
                  12(3)
                            14(1)
                                     15(3)
                                              19(1)
                                                        20(1)
MemSH!%:
                   20(1)
                            19(1)
19(1)
MemSrn.0:
                    3(1)
MemSrn.1:
                    3(1)
MemSrn.2:
                    3(1)
                            19(1)
MemSrn.3:
                    3(1)
                            19(1)
                    7(2)
7(2)
                            19(1)
MemState.0:
MemState.1:
                            19(1)
MemState.2:
                    7(2)
                            19(1)
                    7(2)
7(3)
MemState.3:
                            19(1)
MemState6':
MemState7':
                    7(2)
MemWEa:
                    7(1)
MemWEb:
                    7(1)
MemWP:
                    7(1)
                             9(1)
                                     18(1)
MidasBank0'a:
                  18(5)
MidasBank0'b:
                   18(1)
                            19(4)
MidasBank1'a:
                  18(5)
MidasBank1'b:
                  18(1)
                            19(4)
MidasBank2'a:
                  18(3)
MidasBank2'b:
                            19(4)
                  18(1)
MidasBank3'a:
                  18(5)
MidasBank3'b:
                  18(1)
                            19(1)
                            8(1)
8(1)
Mod.0:
                   7(1)
Mod.1:
                    7(1)
Mod0En'a:
                   7(1)
                             9(1)
ModOSinEn'!:
                   9(1)
ModOStrEn'!:
                    7(1)
Mod1En'a:
                    7(1)
                             9(1)
Mod1SinEn'!:
                    9(1)
Mod1StrEn'!:
                    7(1)
Mod2En'a:
                    7(1)
                             9(1)
Mod2SinEn'!:
Mod2StrEn'!:
                   9(1)
                   7(1)
Mod3En'a:
                    7(1)
                             9(1)
                   9(1)
Mod3SinEn'!:
Mod3StrEn'!:
                    7(1)
ModSel.0:
                   8(2)
                            11(1)
MxHold:
                   1(1)
                            4(1)
NeedRfsh:
                   4(1)
                            19(1)
NeedRfsh':
                   4(1)
Next.0!:
                   2(1)
Next.1!:
                   2(1)
Next.2!:
                   2(1)
Next.3!:
                   2(1)
NoWakeups:
                   4(1)
                           11(2)
                                     18(1)
PairFull:
                   4(1)
                            18(1)
PairFull':
                   4(1)
                            20(1)
                            2(2)
PairLdEnable':
                   1(1)
PEsrn.0:
                   3(2)
                            18(1)
PEsrn.1:
                   3(2)
                            18(1)
PEsrn.2:
                   3(2)
                            18(1)
                   3(2)
PEsrn.3:
                            18(1)
Pipe02Ad.0:
                   2(2)
                            3(1)
Pipe02Ad.1:
                   2(2)
                            3(1)
```

18(1)

18(1)

18(1)

18(1)

8

```
Pipe02Ad.2:
                   2(2)
                            3(1)
Pipe02Ad.3:
                   2(2)
                            3(1)
Pipe3.00:
                  11(1)
                           12(1)
Pipe3.01:
                  11(1)
                           12(1)
Pipe3.02:
                  11(1)
                           12(1)
Pipe3.03:
                  11(1)
                           12(1)
Pipe3.04:
                  11(1)
                           12(1)
Pipe3.05:
                  11(1)
                           12(1)
Pipe3.06:
                  11(1)
                           12(1)
Pipe3.07:
                           12(1)
                  11(1)
Pipe3.08:
                  11(1)
                           12(1)
Pipe3.09:
                  11(1)
                           12(1)
Pipe3.10:
                  11(1)
                           12(1)
Pipe3.11:
                           12(1)
13(1)
                  11(1)
                  11(1)
Pipe3.12:
Pipe3.13:
                  11(1)
                           13(1)
Pipe3.14:
                  11(1)
                           13(1)
Pipe3.15:
                  11(1)
                           13(1)
Pipe34Ad.0:
                   3(1)
                           13(6)
Pipe34Ad.1:
                   3(1)
                           13(6)
                           13(6)
Pipe34Ad.2:
                   3(1)
Pipe34Ad.3:
                   3(1)
                           13(6)
Pipe4.00:
                  11(1)
                           13(1)
                           13(1)
Pipe4.01:
                  11(1)
Pipe4.02:
                  11(1)
                           13(1)
Pipe4.03:
                  11(1)
                           13(1)
PipeMapDirtyb:
                           13(1)
                  11(1)
PipeMapFnc.0':
                   2(1)
                           11(1)
PipeMapFnc.1':
                   2(1)
                           11(1)
PipeMapPar:
                  11(1)
                           13(1)
PipeSubTask.0:
                   2(1)
PipeSubTask.0a:
                   2(1)
                           11(1)
PipeSubTask.1:
                   2(1)
PipeSubTask.1a:
                   2(1)
                           11(1)
                   2(1)
PipeTask.0:
PipeTask.0a:
                   2(1)
                           11(1)
PipeTask.1:
                   2(1)
PipeTask.1a:
                   2(1)
                           11(1)
PipeTask.2:
                   2(1)
PipeTask.2a:
                   2(1)
                           11(1)
PipeTask.3:
                   2(1)
                   2(1)
PipeTask.3a:
                           11(1)
                  20(1)
preClk0'Aa:
preClk0'Aa%:
                  20(1)
preClk0'Ba:
                  20(1)
preClk0'Ba%:
                  20(1)
preClk0'Bb:
                  20(1)
preClk0'Bb%:
                  20(1)
preClk0'Bc:
                  20(1)
preClk0'Bc%:
                  20(1)
preClk0'Ca:
                  20(1)
preClk0'Ca%:
                  20(1)
preC1k0'Cb:
                  20(2)
preClk0'Cb%:
                  20(1)
preClk0'Da:
                  20(1)
preClk0'Da%:
                  20(1)
preClk0'Db:
                  20(1)
                  20(1)
preClk0'Db%:
preClk0'Dc:
                  20(2)
preC1k0'Dc%:
                  20(1)
preClk1'A:
                  20(1)
                  20(1)
preClk1'A%:
preClk1'B:
                  20(1)
                  20(1)
preClk1'B%:
preClk1'C:
                  20(2)
preClk1'C%:
                  20(1)
preClk1'D:
                  20(1)
preClk1'D%:
                  20(1)
preClk2'C:
                  20(1)
preClk2'C%:
                  20(1)
preEcEn':
                   9(1)
preFH'%:
                  20(2)
preFH'A:
                  20(2)
preFHA:
                  20(1)
preFHA%:
                  20(1)
                  20(1)
preFHB:
```

1)
1)
2)
2)

•

•

13(3)

10(1)

18(1)

18(1)

18(1)

18(1)

```
9
```

```
preFHB%:
                 20(1)
preFHC:
                 20(1)
                 20(1)
preFHC%:
preMCSa:
                          12(1)
                  7(1)
preMCSb:
                  7(1)
prepreC1k2'a%:
                 20(2)
                 20(2)
prepreC1k2'b%:
prepreC1k2'c%:
                 20(3)
prepreFH'%:
                 20(1)
preRfshInMem:
                           7(1)
                  6(1)
preSH'%:
                 20(2)
preStartEc2':
                  3(1)
                           9(1)
preStartMem':
                  6(2)
preSTFree':
                  5(3)
PrivRefInPair:
                  3(1)
                         .18(1)
ProcSrn.0:
                          11(1)
                  3(2)
ProcSrn.1:
                  3(2)
                          11(1)
                  3(2)
3(2)
ProcSrn.2:
                          11(1)
ProcSrn.3:
                          11(1)
ProcSrn+':
                  3(1)
                          18(1)
ProcTag:
                          19(1)
                  1(1)
ProcTagInA:
                  1(2)
                          18(1)
Ptag:
                          19(1)
RamA0orVEEa!01: 14(1)
RamAOorVEEa!02:
RamA0orVEEa!03: 16(1)
RamA0orVEEa!04: 16(1)
RamA0orVEEa!05: 16(1)
RamA0orVEEa!06: 16(1)
RamA0orVEEa!07: 16(1)
RamA0orVEEa!08: 16(1)
RamA0orVEEa!09: 16(1)
RamA0orVEEa!10: 16(1)
RamA0orVEEa!11: 16(1)
RamA0orVEEa!12: 16(1)
RamA0orVEEa!13: 16(1)
RamA0orVEEa!14: 16(1)
RamA0orVEEa!15: 16(1)
RamA0orVEEa!16: 16(1)
RamA0orVEEb!01: 14(1)
RamA0orVEEb!02: 14(1)
RamA0orVEEb!03: 17(1)
RamA0orVEEb!04: 17(1)
RamA0orVEEb!05: 17(1)
RamA0orVEEb!06: 17(1)
RamA0orVEEb!07: 17(1)
RamA0orVEEb!08: 17(1)
RamA0orVEEb!09: 17(1)
RamA0orVEEb!10: 17(1)
RamA0orVEEb!11: 17(1)
RamA0orVEEb!12: 17(1)
RamA0orVEEb!13: 17(1)
RamA0orVEEb!14: 17(1)
RamA0orVEEb!15: 17(1)
RamA1orVCCa!01: 14(1)
RamA1orVCCa!02: 14(1)
RamA1orVCCa!03: 16(1)
RamA1orVCCa!04: 16(1)
RamA1orVCCa!05: 16(1)
RamA1orVCCa!06: 16(2)
RamA1orVCCa!07: 16(1)
RamA1orVCCa!08: 16(1)
RamA1orVCCa!09: 16(1)
RamA1orVCCa!10: 16(1)
RamA1orVCCa!11: 16(1)
RamA1orVCCa!12: 16(1)
RamA1orVCCa!13: 16(1)
RamA1orVCCa!14: 16(1)
RamA1orVCCa!15: 16(1)
RamAlorVCCb!01: 14(1)
RamA1orVCCb!02: 14(1)
RamA1orVCCb!03: 17(1)
RamA1orVCCb!04: 17(1)
RamA1orVCCb!05: 17(1)
RamA1orVCCb!06: 17(1)
```

RamA1orVCCb!07: 17(1)

```
RamA1orVCCb!08: 17(1)
RamA1orVCCb!09: 17(1)
RamA1orVCCb!10: 17(1)
RamA1orVCCb!11: 17(1)
RamA1orVCCb!12: 17(1)
RamA1orVCCb!13: 17(1)
RamA1orVCCb!14: 17(1)
RamA1orVCCb!15: 17(1)
RamV+a!01:
                  14(1)
RamV+a!02:
                  14(1)
RamV+a!03:
                  16(1)
RamV+a!04:
                  16(1)
RamV+a!05:
                  16(1)
RamV+a!06:
                  16(1)
RamV+a!07:
                  16(1)
RamV+a!08:
                  16(1)
RamV+a!09:
                  16(1)
RamV+a!10:
                  16(1)
RamV+a!11:
                  16(1)
RamV+a!12:
                  16(1)
RamV+a!13:
                  16(1)
RamV+a!14:
                  16(1)
RamV+a!15:
                  16(1)
RamV+a!16:
                  16(1)
RamV+a!17:
                  16(1)
RamV+a!18:
                  16(1)
RamV+a!19:
                  16(1)
RamV+b!01:
                  14(1)
RamV+b!02:
                  14(1)
RamV+b!03:
                  17(1)
RamV+b!04:
                  17(1)
RamV+b!05:
                  17(1)
RamV+b!06:
                  17(1)
RamV+b!07:
                  17(1)
RamV+b!08:
                  17(1)
RamV+b!09:
                  17(1)
RamV+b!10:
                  17(1)
RamV+b!11:
                  17(1)
RamV+b!12:
                  17(1)
RamV+b!13:
                  17(1)
RamV+b!14:
                  17(1)
RamV+b!15:
                  17(1)
RamV+b!16:
                  17(1)
RamV+b!17:
                  17(1)
RamV+b!18:
                  17(1)
                   6(1)
ReadInA':
ReadOrWriteInMap':
                           13(1)
                            6(1)
7(1)
                                    7(1)
18(1)
RefUsesD10InMap':
                                             19(1)
RefUsesD10InMem':
                                    19(1)
RefUsesDInEc1:
                   6(1)
                            9(1)
                            7(1)
7(1)
RefUsesDInMap':
                   6(2)
                                    19(1)
                                     9(1)
RefUsesDInMem:
                   6(1)
                                              18(1)
RefUsesDInMem':
                   7(1)
                            9(1)
RefWE':
                  12(2)
                                    18(1)
                                              20(1)
                           14(1)
RepeatCur:
                   2(2)
                            4(1)
ReportFault:
                   3(1)
                           18(1)
ReportFault':
                   3(2)
                   3(1)
                                    18(1)
18(1)
ReportSE':
                           11(1)
RfshAd.0:
                  12(1)
                           15(1)
RfshAd.1:
                  12(1)
                           15(1)
RfshAd.2:
                  12(1)
                           15(1)
RfshAd.3:
                  12(1)
                           15(1)
RfshAd.4:
                  12(1)
                           15(1)
RfshAd.5:
                  12(1)
                           15(1)
                           15(1)
RfshAd.6:
                  12(1)
                           15(1)
15(1)
RfshAd.7:
                  12(1)
RfshAd.8:
                  12(1)
RfshInMem:
                   7(2)
                           18(1)
RfshPeriod:
                   4(1)
                   4(2)
RfshSqWave:
RP.00:
                   8(1)
                           12(1)
                                    13(1)
RP.01:
                   8(1)
                           12(1)
                                    13(1)
RP.02:
                   8(1)
                                    13(1)
                           12(2)
RP.03:
                   8(1)
                           12(2)
                                    13(1)
                           12(2)
12(2)
RP.04:
                                    13(1)
                   8(1)
RP.05:
                   8(1)
                                    13(1)
```

Store←InEc2:

```
RP.06:
                   8(1)
                           12(2)
                                     13(1)
RP.07:
                   8(1)
                            12(2)
                                     13(1)
RP.08:
                  12(2)
                            13(1)
RP.09:
                  12(2)
                            13(1)
RP.10:
                  12(2)
                            13(1)
RP.11:
                  12(2)
                            13(1)
                  12(1)
12(1)
RP.12:
                            13(2)
RP.13:
                            13(2)
RP.14:
                  12(1)
                            13(2)
RP.15:
                  12(1)
                            13(2)
                  14(2)
14(2)
RTMapAd.0a:
RTMapAd.0b:
                  14(2)
RTMapAd.1a:
RTMapAd.1b:
                  14(2)
RTMapAd.2a:
                  14(1)
                            16(11)
                  14(1)
RTMapAd.2b:
                            17(10)
                  14(1)
RTMapAd.3a:
                            16(11)
RTMapAd.3b:
                  14(1)
                            17(10)
RTMapAd.4a:
                  14(1)
                            16(11)
RTMapAd.4b:
                  14(1)
                            17(10)
                  14(1)
                           16(11)
17(10)
RTMapAd.5a:
RTMapAd.5b:
                  14(1)
RTMapAd.6a:
                  14(1)
                            16(11)
                  14(1)
RTMapAd.6b:
                            17(10)
RTMapAd.7a:
                  14(1)
                            16(11)
                  14(1)
RTMapAd.7b:
                            17(10)
RTMapAd.8a:
                  14(1)
                           16(11)
RTMapAd.8b:
                  14(1)
                            17(10)
RTMapCAS'a: RTMapCAS'b:
                  14(1)
                            16(11)
                  14(1)
                            17(10)
                  14(1)
14(1)
RTMapRAS'a:
                            16(11)
RTMapRAS'b:
                            17(10)
RTMapWE'a:
                  14(1)
                            16(11)
                  14(1)
RTMapWE'b:
                            17(7)
SH'Aa:
                   5(3)
                            20(1)
SH'Ba:
                   5(3)
                            9(1)
                                     20(1)
SHCa:
                            20(1)
                   1(1)
SHDa:
                  10(1)
                            20(1)
ShiftEcOut:
                   5(1)
5(4)
ShiftEn':
                           18(1)
ShiftSinE:
                   5(1)
ShiftSinO:
                   5(1)
ShiftSoutE:
                   5(1)
ShiftSout0:
                   5(1)
                   4(2)
sHold:
                           19(1)
sHold':
                   4(2)
Srn0Fault:
                   3(1)
                           11(2)
StartEc1:
                   8(1)
                            9(1)
                                     18(1)
StartEc1':
                   3(1)
                            9(1)
                                     20(1)
StartEc1C1k0':
                   9(1)
                           20(1)
StartEc2':
                   9(1)
                           10(2)
                                     19(1)
                                              20(1)
StartEc2C1k0':
                           20(1)
                  10(1)
StartEcChk':
                   9(1)
                   5(1)
StartEcGen':
StartMap':
                   3(2)
                            6(2)
                                     20(1)
StartMapClk0'a:
                   6(1)
                           20(1)
StartMapClk0'b:
                   6(1)
                           20(1)
StartMem':
                   3(1)
                            6(1)
                                      7(2)
                                              13(1)
                                                       20(1)
StartMem'a:
                   6(1)
                            7(1)
StartMema:
                   6(1)
                           19(1)
                           20(1)
StartMemClk0':
                   7(1)
StartRfshCycle':
                            4(1)
StartST:
                   5(2)
                           19(1)
StartST':
                   5(2)
                           20(1)
20(1)
STC1k0'Ba:
                   5(1)
STC1k0'Bb:
                   5(1)
STC1k0'D:
                   5(1)
                           20(1)
STfree':
                   2(1)
                                    19(1)
                            5(5)
STIdle:
                   5(1)
                           20(2)
STIdle':
                   5(1)
                           19(1)
StkError:
                   3(1)
StkWake:
                   3(1)
                           19(1)
StopFinTaskLoad:
                            2(1)
                                      5(1)
                                             19(1)
Store←InA':
                   6(1)
Store+InEc1':
                  10(1)
                  10(2)
```

```
Store←InEc2':
                   10(1)
                            18(1)
Store←InMap':
                    6(1)
                            19(1)
STPerr:
                    4(1)
                            19(1)
                    5(2)
STPerrNow':
                            18(1)
STState.0:
                    5(1)
                            19(1)
                            19(1)
                    5(1)
STState.1:
STState.2:
                    5(1)
                            19(1)
STState.3:
                    5(1)
                            19(1)
STWait-Mem':
                                     19(1)
                    5(1)
                             7(1)
Subtask.0!:
                    2(1)
Subtask.1!:
                    2(1)
                    1(2)
SW:
TagInEc1:
                   10(1)
                   1(1)
14(1)
                           10(1)
.17(2)
TagInEc2:
                                     18(1)
TDirtyWE':
                   12(4)
THi:
                            13(2)
                                     14(1)
TIOA.0!:
TIOA.1!:
                   11(1)
                   11(1)
TMapAd.0a:
                   14(1)
                            15(1)
                   14(1)
TMapAd.0b:
                            15(1)
TMapAd.1a:
                   14(1)
                            15(1)
TMapAd.1b:
                   14(1)
                            15(1)
TMapAd.2a:
                   14(1)
                            15(1)
TMapAd.2b:
                   14(1)
14(1)
                            15(1)
TMapAd.3a:
                            15(1)
TMapAd.3b:
                   14(1)
                            15(1)
TMapAd.4a:
TMapAd.4b:
                   14(1)
                            15(1)
                   14(1)
                            15(1)
TMapAd.5a:
                   14(1)
                            15(1)
                   14(1)
TMapAd.5b:
                            15(1)
TMapAd.6a:
                   14(1)
                            15(1)
TMapAd.6b:
                   14(1)
                            15(1)
TMapAd.7a:
                   14(1)
                            15(1)
                   14(1)
14(1)
                            15(1)
15(1)
TMapAd.7b:
TMapAd.8a:
TMapAd.8b:
                   14(1)
                            15(1)
TMapCAS'a:
                  14(2)
14(2)
TMapCAS'b:
TMapRAS'a:
                   14(2)
TMapRAS'b:
                   14(2)
TMapWE'a:
                   14(2)
TMapWE'b:
                   14(2)
Transport'!:
                    5(1)
                            18(1)
17(1)
Transporta:
                    5(1)
TRefWE':
                   14(1)
TrueAC:
                    2(7)
                             3(1)
                                       4(1)
                                                7(2)
                                                        11(1)
                                                                 14(1)
                   20(1)
TrueBD:
                                                7(2)
                    3(2)
                             5(2)
                                      6(2)
                                                         9(1)
                                                                 10(3)
                   13(1)
                            15(3)
                                     20(1)
TrueNext.0:
                    1(1)
                             2(1)
TrueNext.1:
                    1(1)
                             2(1)
TrueNext.2:
                    1(1)
                             2(1)
TrueNext.3:
                    1(1)
                             2(1)
TWReq15:
                    3(1)
Use256/16KProm':
                             7(1)
                                      8(1)
Use64KProm':
                    7(1)
                             8(1)
                    3(1)
                            19(1)
UseAsrn:
ValidMapFltInEc2':
                             3(1)
                                     10(2)
                                               18(1)
VBBb11:
                  12(4)
                            15(1)
                  14(1)
VBBb15:
                   12(4)
VBBb5:
                            15(1)
VBBb8:
                  12(3)
                            13(1)
                                     15(1)
VBBc13:
                  14(1)
VBBc14:
                  15(1)
VBBc15:
                  15(1)
VBBe13:
                  15(1)
                  15(1)
VBBe14:
VBBe15:
                  14(2)
                            15(1)
VBBe4:
                  12(1)
                                     15(1)
                            13(3)
VBBe9:
                  13(4)
                            15(1)
VCC:
                  14(6)
                  14(2)
VDD:
VEE:
                  14(2)
VicIfMiss':
                    6(1)
VicIfMissInMap':
                             6(1)
VicInPair':
                    5(1)
                             6(1)
```

←Things'%:

```
VicOrFS1C:
                  20(1)
VicSTPerr:
                   4(1)
                            18(1)
                   4(1)
5(2)
                            9(1)
19(1)
VicSTPerr':
                                     10(1)
VictimInA:
VictimInA':
                   2(1)
                             5(3)
VictimInST:
                   4(1)
                             5(3)
                                     19(1)
                  3(1)
11(2)
                            11(1)
WakeEnable:
WakeOnCL:
                            18(1)
WakeOnCL':
                   3(1)
                            11(1)
                   6(1)
WantMapWait':
                            18(1)
                   4(1)
4(2)
WantRfsh:
                            19(1)
WantRfsh':
Whatever:
                            14(14)
                   8(16)
                   9(1)
5(2)
WPinEc1:
                            18(1)
WriteInA':
                             6(2)
WriteInMap':
                   6(2)
                             7(1)
                                     14(1)
                                               19(1)
WriteInMem':
                   7(1)
                            18(1)
                            20(1)
WriteMDM':
                   1(1)
WritePipe02C1k0':
                                     20(1)
WritePipe02Clk1':
                             2(1)
                                     20(1)
                  13(2)
13(2)
                            20(1)
WritePipe3'a:
WritePipe3'b:
                            20(1)
WritePipe3'c:
                  13(2)
6(1)
                            20(1)
XWantsPipe:
←Config:
                   11(4)
←FaultInfo:
                   4(1)
                            11(5)
←FaultInfoDly':
                   3(2)
                             4(2)
                                     19(1)
                                               20(1)
                   2(1)
6(1)
←Map:
←MapInMap:
                            14(2)
6(1)
                                     19(1)
←MapInPair:
                   2(1)
                   1(1)
1(1)
←MD:
←MD':
←MDdly':
                   4(1)
←Pipe2:
                  11(2)
11(4)
←Pipe3:
←Pipe4:
                  11(3)
←Pipes':
                  11(2)
                  11(1)
11(6)
←Pipes'%:
←Things':
```

11(1)